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ABSTRACT 
Traditional silicon-on-insulator (SOI) platform based on-chip pho-
tonic interconnects have limited energy-bandwidth scalability due to 
the optical non-linearity induced power constraints of the constituent 
photonic devices. In this paper, we propose to break this scalability 
barrier using a new silicon-on-sapphire (SOS) based photonic device 
platform. Our physical-layer characterization results show that SOS-
based photonic devices have negligible optical non-linearity effects 
in the mid-infrared region near 4μm, which drastically alleviates 
their power constraints. Our link-level analysis shows that SOS-
based photonic devices can be used to realize photonic links with 
aggregated data rate of more than 1 Tb/s, which recently has been 
deemed unattainable for the SOI-based photonic on-chip links. We 
also show that such high-throughput SOS-based photonic links can 
significantly improve the energy-efficiency of on-chip photonic 
communication architectures. Our system-level analysis results po-
sition SOS-based photonic interconnects to pave the way for realiz-
ing ultra-low-energy (< 1 pJ/bit) on-chip data transfers. 
KEYWORDS 
Power budget; Photonic link; Aggregated data rate; Energy effi-
ciency; Two-photon absorption 
1. INTRODUCTION 
With rapidly increasing demand for data-centric high-perfor-
mance computing, future manycore processors will require exceed-
ingly high communication bandwidth from the on-chip interconnec-
tion networks. However, traditional electrical networks-on-chip 
(ENoCs) already consume extravagantly large amount of chip area 
and total system power, which makes the energy-efficient scaling of 
their bandwidth improbable. This motivates the need for a new in-
terconnect technology that can be leveraged to realize extremely 
high-throughput (>1 terabits/s) and energy-efficient (<1 pJ/bit) in-
terconnects for future manycore computing architectures.  
Recent advancements in CMOS-photonics integration [1] have 
enabled an exciting solution in the form of photonic NoCs (PNoCs). 
Several PNoC architectures have been proposed thus far (e.g., [2]-
[4]). PNoC architectures typically employ on-chip photonic links, 
each of which connects two or more clusters of processing cores. 
Each photonic link comprises of one or more photonic silicon-on-
insulator (SOI) waveguides with dense wavelength division multi-
plexing (DWDM) of multiple wavelengths into each waveguide. In 
a DWDM-enabled SOI waveguide, SOI microring resonator (MR) 
modulators, which are arrayed along the waveguide at the source 
end, modulate input electric signals onto parallel photonic channels. 
The photonic channels travel through the waveguide and reach the 
destination end, where an array of SOI MRs drop the parallel pho-
tonic signals onto the adjacent photodetectors to recover the electric 
data signals. Thus, DWDM that utilizes SOI photonic devices ena-
bles high-bandwidth parallel data transfer in PNoCs.  
A critical parameter for designing a high-throughput SOI-based 
photonic (SOIPh) link is its optical power budget (OPB), which de-
termines the upper limit of the allowable signal losses and power 
penalties in the link for the given aggregated data rate (#DWDM 
channels (Nλ) × channel bitrate) of the link. The OPB of a SOIPh 
link is the difference between the photodetector noise floor (i.e., de-
tector sensitivity which has a dependency on bit-rate [16]) and the 
maximum allowable optical power (MAOP) in the link. The MAOP 
in a SOIPh link is determined by the optical non-linear effects of 
silicon in the constituent SOIPh waveguides and MR modulators. 
The primary non-linear effect in silicon at the operating wavelengths 
of the SOIPh platform (i.e., 1.3μm-1.6μm) is two-photon absorption 
(TPA) [17], which has been shown to induce strong free carrier ab-
sorption (FCA) and free-carrier dispersion (FCD) effects in silicon 
[29], significantly increasing the absorption losses in SOIPh wave-
guides [23] and causing self-heating and irreparable resonance shifts 
in SOIPh MR modulators [17]. As recently demonstrated in [16], 
these TPA induced effects limit the MAOP in SOIPh links below 
20dBm, which in turn restricts the achievable link data rate below 
900 Gb/s and energy-efficiency above ~2 pJ/bit, even for the most 
optimistic SOIPh device parameters from [8]. Therefore, to achieve 
>1 terabits/s aggregated data rate and sub-pJ/bit energy-efficiency 
for SOIPh links, which is a very important step towards realizing the 
exascale computing systems of the future [37], the TPA effect in sil-
icon must be alleviated to increase the MAOP in SOIPh links. 
In this paper, we present silicon-on-sapphire (SOS) based pho-
tonic platform as a potential solution that can mitigate the TPA re-
lated shortcomings of the SOIPh platform. The fact that underpins 
our rationale is that SOS-based photonic (SOSPh) waveguides and 
MRs have been shown to exhibit low absorption losses and no TPA 
for the operating wavelengths in the mid-infrared region near 4μm 
[19][30]. The SOSPh platform has these advantages near 4μm wave-
length region, compared to the SOIPh platform, because near 4μm 
wavelength sapphire has lower material losses than SiO2 [31] and 
silicon bandgap is smaller than the total energy of two absorbed pho-
tons [32]. Although several prior works have demonstrated the use-
fulness of SOSPh devices for optical signal processing (e.g., [25]-
[29]), no prior work has yet explored SOSPh devices for realizing 
on-chip interconnects. Therefore, in this paper, using our detailed 
modeling at the device- and link-level as well as extensive system-
level analysis, we show for the first time that SOSPh interconnects 
can pave the way for realizing extreme-throughput (>1 terabits/s) 
and ultra-low-energy (<1 pJ/bit) on-chip data communication. The 
key contributions of this paper are summarized below:  
 
• We characterize different types of losses and optical properties of 
SOSPh waveguides and MRs to derive compact design models;  
• We use our developed compact models to derive a new set of 
guidelines for designing SOSPh links and PNoC architectures; 
• We utilize our developed guidelines to optimize the designs of 
SOSPh links, and then compare their aggregated data rate and en-
ergy-per-bit values to the optimized designs of SOIPh links; 
• We evaluate the impact of optimized designs of SOSPh and 
SOIPh links on the performance and energy-efficiency of a well-
known Clos [33] PNoC architecture.  
2. MOTIVATION 
To demonstrate the limitations of the SOIPh device platforms in 
general, we used different SOIPh platforms from [6], [34]-[36] to 
perform a design analysis for on-chip links following the more real-
istic design guidelines given in [16]. Results of our analysis are 
  
 
 
 
given in Fig. 1. Fig. 1(a) depicts how the OPB in various SOIPh links 
(corresponding to the SOIPh platforms from [6], [34]-[36]) is uti-
lized depending on the losses present in the links, whereas Fig. 1(b) 
shows the best achievable aggregate data rate (i.e., #DWDM chan-
nels (Nλ) × channel bitrate) and energy-per-bit (EPB) values for the 
links. We also show our projected results for our target (preferred) 
photonic platform. In Fig. 1(a), the MAOP for the OPB values of all 
SOIPh links is considered to be 20dBm. Moreover, the EPB values 
in Fig. 1(b) present total EPB values that include contributions from 
the link laser power, thermal tuning power, modulator driver power, 
and receiver power, as outlined in the guidelines from [20]. From 
Fig. 1(a), different SOIPh links experience different amounts of total 
optical power loss (including crosstalk and signal degradation re-
lated power penalties [18]). This total power loss whittles down the 
OPB of all SOIPh links, leaving only a smaller portion of the OPB 
available to support aggregated data rate. For example, among all 
considered SOIPh platforms, the SOIPh platform named “zero-
change” from [6] has the largest OPB of 51.5dB, which corresponds 
to -31.5dBm detector sensitivity and the TPA-limited MAOP of 
20dBm [23]. From this 51.5dB OPB, 21.15dB portion is whittled 
down due to optical losses, which leaves 30.35dB of the OPB avail-
able for supporting the highest data rate in Fig. 1(b) of 636 Gb/s. 
This larger value of aggregate data rate better prorates the EPB con-
tributions from laser power, thermal tuning, modulator power, and 
receiver power to yield the lowest total EPB value in Fig. 1(b) of 
2.1pJ//bit for the SOIPh platform “zero-change”.  
 
 
(a) 
 
(b) 
Fig. 1: (a) Distribution of optical power budget (OPB), and (b) Best 
achievable aggregate data rate (#DWDM channels (Nλ) × channel 
bitrate) vs energy-per-bit (EPB), for our analyzed photonic links 
based on the SOIPh platforms from prior works and our target (pre-
ferred) photonic platform.     
 
Clearly, higher aggregate data rate and lower EPB can be 
achieved for the “zero-change” platform, if the MAOP for it can be 
increased from 20dBm and/or total optical loss can be decreased, so 
that a larger portion of its OPB can be rendered available to support 
larger aggregate date rate (i.e., larger Nλ and/or higher channel bi-
trate). Therefore, we envision a target platform (Fig. 1) that can in-
crease the MOAP to 22dBm and reduce the total optical loss to 
11.9dB, to yield a higher OPB that can support aggregate data rate 
of up to 1600 Gb/s and EPB of <1pJ/bit. The cross-layer modeling 
and analysis results presented in the rest of this paper show how our 
envisioned target platform for the design of extreme-throughput (>1 
terabits/s) and ultra-low-energy (<1 pJ/bit) photonic interconnects 
can be realized using our proposed SOSPh devices and links.  
3. MODELING OF SOS-BASED DEVICES  
It is established from prior works (e.g., [16][40]) that the perfor-
mance and energy-efficiency of photonic interconnects depend on 
the optical characteristics of the constituent waveguides and MR de-
vices. Crucial optical characteristics for photonic interconnects in-
clude optical losses in waveguides and spectral footprints (e.g., Q-
factor, free-spectral range (FSR)) of MR devices. In this section, we 
derive compact models for the optical characteristics of SOSPh 
waveguides and active/passive MR devices, and compare these 
models with the compact models for SOIPh devices from prior work. 
As SOSPh devices have been shown to exhibit low absorption losses 
and no TPA for wavelengths near 4μm region [19][30], we model 
the SOSPh devices to be operating at wavelengths near 4μm. 
3.1 Modeling of SOS-Based Passive Devices 
Modeling of SOS-based passive waveguides: 
We use Fourier and finite difference time domain (FDTD) anal-
ysis methods using a commercial grade tool from Lumerical [44], to 
model the dimensions and losses in SOS passive waveguides. From 
our analysis, the cross-sectional dimensions of an SOS channel 
waveguide (Fig. 2(a)) that can support the single-mode operation 
near 4µm wavelength with at least 80% optical confinement were 
found to be 1200nm×970nm, which are significantly larger than the 
dimensions (450nm×220nm) of a typical SOI channel waveguide 
operating near 1.5μm. We evaluate the scattering loss and absorption 
loss of SOS and SOI channel waveguides using the models and 
methods from [7] and [19]. Our evaluated loss values are given in 
Table 1. Both silicon and sapphire exhibit lower material loss near 
4μm region [32], which results in lower absorption loss for SOS 
waveguides. On the other hand, from [38], the scattering loss in a 
waveguide depends on the core-cladding refractive-index contrast 
(Δn) and the ratio (σ/λ) of waveguide sidewall roughness (σ) to the 
operating wavelength (λ). With negligible differences in Δn and σ 
between SOI and SOS waveguides (Table 1), longer operating 
wavelengths results in lower scattering losses for SOS waveguides.  
 
Table 1: Various types of losses and optical parameters for  
SOSPh and SOIPh devices.  
Type of Loss SOS  SOI  
Waveguide Scattering Loss (dB/cm) 0.9374 1.4 
Waveguide Absorption Loss (dB/cm) 10-8 0.1 
Waveguide sidewall roughness (σ) (nm) [7] 4 6 
Core-cladding refractive-index contrast (Δn) 1.67 2.06 
MR Bending Loss (dB/rad) 0.004 0.0073 
 
Modeling of SOS-based passive MRs: 
In this subsection, we present our compact models that relate an 
MR’s Q-factor with its radius (R) and coupling gap size (g) (i.e., gap 
size between the rectilinear waveguide and MR) (Fig. 2(a)). From 
[9], the Q-factor of an MR depends on the total round-trip loss in the 
MR’s waveguide, which is the sum of scattering loss, absorption loss 
and bending loss (Table). To derive the bending loss values (Table 
1), we used the eigenmode-solver based methods described in [39].  
As a first step towards deriving our intended compact models, we 
analyzed coupling coefficient (κ) of an MR as a function of R and g. 
As g increases, the power coupled into the MR from the rectilinear 
waveguide decreases, which in turn decreases κ. For SOS and SOI 
MRs, κ can be calculated using Eq. (1) [8]: 
 
 
κ = sin �2π L
λ𝑟𝑟𝑟𝑟𝑟𝑟
neff,even −  neff,odd 2 � (1) 
 
Where L is the MR circumference given as L = 2 × π × (MR radius 
(R)), λ𝑟𝑟𝑟𝑟𝑟𝑟 is the MR’s resonance wavelength, neff,even is even-mode 
  
 
 
effective index and neff,odd is the odd-mode effective index. We 
used FDTD simulations to extract neff,even and neff,odd values.  
Fig. 2 gives κ values for SOSPh and SOIPh MRs as a function of 
g and R. From the figure, for R = 10µm and g = 50nm, κ = 0.987 for 
the SOSPh MR, whereas κ = 0.92 for the SOIPh MR. Thus, SOSPh 
MRs achieve larger values of κ at lower gap sizes. Also, for = 15µm, 
as g increases from 50nm to 150nm, κ for SOSPh MRs decreases 
from 0.988 to 0.4825, whereas for SOIPh MRs κ decreases from 
0.92 to 0.39. Thus, for SOSPh MRs κ decreases less rapidly with 
increase in g compared to SOIPh MRs.  
This type of intricate behavior of κ results into an elaborate rela-
tion of MR Q-factor with R and g. To characterize this relation, we 
plugged our obtained κ values from Table 1 in Eq. (2) [9]: 
 Q =  π ng L√ra 
λres (1 − ra) (2)                  
Where ng is group index of silicon, r is cross coupling coefficient (r 
= √1− κ2) , a is round-trip loss coefficient, with other symbols de-
fined with Eq. (1). To obtain a, total loss for a round trip length of 
an MR along its circumference L is calculated based on the loss val-
ues from Table 1. Our obtained Q-factor values for SOSPh and 
SOIPh MRs are shown in Fig. 3(a) and 3(b). 
 
 
(a)    (b) 
 
                             (c)                                            (d) 
Fig. 2: (a), (b) Depiction of the cross-sectional dimensions of and the 
coupling gap size (g) between a waveguide and an MR; and MR cou-
pling coefficient (κ) as a function of gap size (g) and MR radius (R) 
for (c) SOSPh platform and (d) SOIPh platform. 
 
 
 (a)                                                    (b)  
Fig. 3: Quality factor (Q-factor) based on coupling gap size (g) and 
MR radius (R) for (a) SOSPh platform, and (b) SOIPh platform.  
 
From Fig. 3, for given R and g values, Q-factor values for SOS 
MRs are lower compared to SOI MRs. This is because, r is lower 
for SOS MRs compared to SOI MRs (e.g., for R=10μm and g=50nm, 
r=0.67 for SOS MRs, where it is 0.87 for SOI MRs), which together 
with longer operating wavelengths for SOS MRs (i.e., λres ≈ 4μm) 
results in lower Q-factor values for SOS MRs.  
3.2 Modeling of SOS-Based Active MRs    
Active tuning of MRs’ resonance wavelengths is required not 
only for realizing active devices such as modulators and switches 
[15], but also for counteracting the fabrication process and thermal 
variations induced unwanted resonant shifts [42]. A common 
method of achieving active resonance tuning in MRs is to change 
the free-carrier concentration in MR cores [15], which in turn 
changes the MR core’s (which is made of silicon in both SOSPh and 
SOIPh platforms) refractive index (Δn) and absorption loss coeffi-
cient (Δα) due to the free-carrier dispersion (FCD) and free-carrier 
absorption (FCA) effects in silicon [41]. We model the relation of 
Δn and Δα with the change in free-carrier concentration using the 
following equations [14]: 
 
FCD-FCA Equations for SOS (operating wavelength of ~4μm): 
∆α =  (7.45 × 10−22∆Ne1.245 + 5.43 × 10−20∆Nh1.153) (3) 
∆n = −(7.25 × 10−21∆Ne0.991 + 9.99 × 10−18∆Nh0.839) (4)      
FCD-FCA Equations for SOI (operating wavelength of 1.55μm): 
∆α =   (3.0 × 10−18∆Ne + 2.0 × 10−18 ∆Nh) (5) 
∆n =  −(6.2 × 10−22∆Ne + 6.0 × 10−18∆Nh0.8) (6) 
 
Where ΔNe is free-electron concentration and ΔNh is free-hole con-
centration. For given ΔNe = 1017cm-3 and ΔNh = 1018 cm-3, Δα and 
absolute Δn values are higher for SOS MRs (i.e., Δα = 4.21, |Δn| = 
13.1×10-3 compared to SOI MRs (i.e., Δα = 2.3, |Δn| = 1.56×10-3), 
which means that active tuning of SOS MRs can be achieved with 
greater energy-efficiency. To evaluate the energy-efficiency of ac-
tive tuning, we model the dynamic energy-per-bit for tuning (Etuning) 
of SOS/SOI MRs with the following equation [15]: 
 Etuning =  V4  ngq JλrnfΓ  ∆λm (7) 
 
Where V is the tuning voltage across the MR core required to effect 
the desired change in free-carrier concentration inside the MR core, ng is group index of silicon, q is charge of an electron, 𝐉𝐉 is the bulk 
volume of the MR core in which the change in free-carrier concen-
tration occur, λ𝑟𝑟𝑟𝑟𝑟𝑟 is MR resonance wavelength, Γ is the mode con-
finement factor (typically Γ = 0.8), nf is the ratio of Δn for silicon to 
the electron-hole pair density that can be evaluated using the formula 
give in [43] (e.g., nf = 2.3×10-20cm3 for SOS and nf = 2.13×10-21cm3 
for SOI [43]) and ∆λm is the magnitude of wavelength tuning.  
 
 
Fig. 4: MR tuning energy versus magnitude of wavelength tuning 
(Δλm) for SOSPh and SOIPh MRs.  
 
Fig. 4 shows Etuning as a function of Δλm. From the figure, Etuning 
for SOS MRs is lower than that for SOI MRs for the entire range of 
Δλm, which corroborates our earlier observation that the active tun-
ing of SOS MRs can achieve greater energy-efficiency. 
Using the device-level compact models derived in this section, 
we develop new physical-layer design guidelines for SOIPh and SO-
SPh on-chip links, as described in the next section. Using these 
guidelines, we evaluate the achievable aggregated datarate and en-
ergy-per-bit values for SOIPh and SOSPh on-chip links. 
4. LINK-LEVEL MODELING AND ANALYSIS 
From [16], the achievable aggregated data rate and energy-per-
bit (EPB) values for photonic links not only depend on the OPB of 
the links and optical characteristics of the constituent devices, but 
also on several physical-layer design parameters such as the number 
of DWDM wavelengths (Nλ), free-spectral range (FSR), and OPB. 
For designing a photonic link, Nλ is the most important design pa-
rameter and OPB is the most critical design constraint. For a link, to 
find the best value of Nλ that can optimally utilize its OPB, the con-
dition given in Eq. (8) should be satisfied.  
  
 
 
 
 OPB (dB) ≥ 𝑃𝑃𝑙𝑙𝑙𝑙𝑟𝑟𝑟𝑟𝑑𝑑𝑑𝑑 + 10 log10(𝑁𝑁𝜆𝜆) (8) 
 
𝑂𝑂𝑃𝑃𝑂𝑂  (𝑑𝑑𝑂𝑂) = 𝑀𝑀𝑀𝑀𝑂𝑂𝑃𝑃 − 𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑 𝑠𝑠𝑑𝑑𝑠𝑠𝑠𝑠𝑠𝑠𝑑𝑑𝑠𝑠𝑠𝑠𝑠𝑠𝑑𝑑𝑠𝑠   (9) 
 PlossdB  in Eq. (8) accounts for total losses in the link including the 
signal truncation penalty and modulator/detector crosstalk penalty 
[11]. From [11], the crosstalk and signal truncation penalties depend 
on MR Q-factor, channel bit-rate, and inter-channel spacing (which 
relates to FSR and Nλ [12]). Moreover, the detector sensitivity in Eq. 
(9) also depends on channel bit-rate [16]. Therefore, for given values 
of MR Q-factor, FSR, and MAOP (Eq. (9)), only a unique combina-
tion of Nλ and bit-rate can optimally utilize the available OPB while 
satisfying the condition in Eq. (8). This unique optimal combination 
of Nλ and bit-rate determines the best achievable aggregate data rate 
(i.e., Nλ × bit-rate) and energy-per-bit (EPB) for the link [16].  
To evaluate the impacts of SOS and SOI devices on the data rate 
and EPB of links, we use the guidelines given in [16] (as done for 
our analysis in Section 2) to design SOIPh and SOSPh on-chip links 
for four different combinations of MR Q-factor, FSR, and MAOP 
shown in Table 2. For SOIPh links, we choose the TPA-limited 
MAOP value of 20dBm [23]. In contrast, due to the absence of TPA 
in SOSPh links, it is intuitive to consider a very high value of MAOP. 
However, we consider a conservative MAOP value of 22dBm for 
SOSPh links. Our rationale for being conservative is that a not-too-
high value of MAOP is more likely to require a reasonable amount 
of per-wavelength optical power. In contrast, a very high value of 
MAOP (e.g., >25dBm) can require per-wavelength optical power of 
greater than 5dBm, which might be very difficult to extract from the 
state-of-the-art comb laser sources [18]. Moreover, in Table 2, we 
choose the MR Q-factor values in the range from 6000-9000, as it is 
shown in [11] that this range of Q-factor values can yield minimal 
values of signal truncation and crosstalk penalties. For these Q-fac-
tor values in Table 2, we use the device-level compact models from 
Section 3 to reckon the corresponding values of MR radius R, which 
we use in Eq. (10) to reckon the corresponding FSR values.  
 FSR =  λres22𝜋𝜋𝜋𝜋ng (10) 
Where λres is MR’s resonance wavelength and ng is MR’s group in-
dex, which we evaluate using finite difference element method in 
Lumerical’s MODE tool [44].  
We use the values from Table 2 to design SOSPh and SOIPh links 
for a well-known PNoC architecture: a 256-core 8-ary 3-stage 
CLOS PNoC [33]. We consider the worst-case link of CLOS PNoC 
that has the length of 4.5cm for 22nm technology node [33]. Then, 
for each value combination in Table 2, we sweep the bit-rate in the 
range from 1Gb/s to 40 Gb/s, and use the exhaustive search based 
heuristic from [12] to find the optimal Nλ for each considered bit-
rate value. Then, for each considered bit-rate value, we evaluate ag-
gregate data rate (Nλ × bit-rate) and total EPB (laser + thermal tuning 
+ modulator driver + receiver) values using EPB models from [16]. 
These evaluated data rate and EPB values are plotted in Fig. 5.  
 
Table 2: Considered Q-factor, FSR, and MAOP values for our an-
alyzed SOSPh and SOIPh links. 
 Considered Q-factor, FSR, and MAOP Values 
SOSPh Links 
Q-factor=6000, FSR=80nm, MAOP=22dBm 
Q-factor=7000, FSR=60nm, MAOP=22dBm 
Q-factor=8000, FSR=48nm, MAOP=22dBm 
Q-factor=9000, FSR=40nm, MAOP=22dBm 
SOIPh Links 
Q-factor=6000, FSR=20nm, MAOP=20dBm 
Q-factor=7000, FSR=15nm, MAOP=20dBm 
Q-factor=8000, FSR=13nm, MAOP=20dBm 
Q-factor=9000, FSR=11nm, MAOP=20dBm 
 
Fig. 5 (a) (Fig. 5(b)) shows the aggregate data rate and EPB val-
ues for four different SOSPh (SOIPh) links that correspond to the 
four combinations of Q-factor, FSR, and MAOP values from Table 
2. From the figures, the peak aggregate data rate values for four SO-
SPh links are 1600 Gb/s, 1350 Gb/s, 1200 Gb/s and 1100 Gb/s, and 
their corresponding EPB values are 1.15 pJ/bit, 1.14 pJ/bit, 1.13 
pJ/bit and 1.12 pJ/bit, respectively. On the other hand, the peak ag-
gregate data rate values for SOIPh links are 697 Gb/s, 630 Gb/s, 612 
Gb/s and 590 Gb/s, and their corresponding EPB values are 2.09 
pJ/bit, 2.22 pJ/bit, 2.23 pJ/bit and 2.28 pJ/bit, respectively. Clearly, 
SOSPh links achieve higher aggregate data rate and lower EPB val-
ues compared to SOIPh links.  
 
 
(a) 
 
 
(b) 
Fig. 5: Aggregate data rate and total energy-per-bit (EPB) values 
for (a) SOSPh links, and (b) SOIPh links, for different Q-factor, 
FSR, and MAOP value combinations from Table 2. The optical 
losses, laser efficiency, and other device parameters for this analysis 
are taken from [12] and [16]. 
 
To understand the reason behind this outcome, we extract total 
four link designs from Fig. 5(a) and 5(b), and list the relevant pa-
rameter values for these link designs in Table 3. We also present, in 
Fig. 6, how the OPB is utilized for the specific SOSPh and SOIPh 
link designs from Table 3. From Fig. 6, it is evident that lower losses 
and higher MAOP for CLOS-SOS-I, CLOS-SOS-II, and CLOS-
SOS-III link designs yield greater aggregate data rate and lower EPB 
values for them, compared to the CLOS-SOI link design. However, 
note that CLOS-SOS-I, CLOS-SOS-II, and CLOS-SOS-III link de-
signs still do not achieve sub-pJ EPB values as desired. Neverthe-
less, as the per-wavelength (per-λ) power requirements for the SO-
SPh link designs from Table 3 are far lower than their saturation 
point (i.e., 5dBm [18]), these SOSPh link designs still have potential 
to achieve better (<1pJ/bit) EPB values by simply allowing greater 
than 22dBm MAOP per link. Thus, from these results, we can con-
clude that our proposed SOSPh device platform can pave the way 
for realizing ultra-low-energy on-chip interconnects of the future.  
  
 
 
Excellent link-level results for SOSPh platform cannot guarantee 
good performance at the system-level, especially for the real-world 
traffic scenarios of on-chip communication. Therefore, to establish 
a clear winner between the SOIPh and SOSPh platforms, we present 
benchmark-driven system-level analysis in the next section.  
 
Table 3: Nλ and bit-rate for different variants of CLOS PNoC. 
Extracted 
Link Designs 
Nλ Bit-Rate 
(Gb/s) 
Q-Factor FSR 
(nm) 
Power 
Per-λ 
(dBm) 
CLOS-SOI 41 17 6000 18 1.31 
CLOS-SOS-I 64 25 6000 80 -8.08 
CLOS-SOS-II 44 25 9000 40 -4.83 
CLOS-SOS-III 48 22 9000 40 -3.16 
 
 
Fig. 6: Distribution of optical power budget (OPB) for different 
SOIPh and SOSPh link designs from Table 3. 
5.  SYSTEM-LEVEL EVALUATION  
5.1 Evaluation Setup  
We have done our evaluation on a 256-core system implementing 
8-ary 3-stage CLOS topology PNoC [33]. The system has 8 clusters 
(C1-C8) with 32 cores in each cluster, a group of four cores are con-
nected to a concentrator inside a cluster. There are 8 concentrators 
in each cluster, and an electrical router connected to them to realize 
inter-concentrator communication. Point-to-point photonic links are 
used for inter-cluster communication; a total of 56 single-waveguide 
links are used to connect all 8 clusters of the CLOS PNoC. Depend-
ing on the physical location of source and destination, the point-to-
point photonic links use forward or backward propagating wave-
lengths. Two laser sources are used to enable forward and backward 
communication in PNoC. The CLOS PNoC uses 1X2, 1X7, and 1X4 
splitters to power the 56 waveguides. 
We performed benchmark-driven simulation-based analysis to 
evaluate the impact of SOSPh and SOIPh links from Table 3 on the 
performance and energy-efficiency of CLOS PNoC architecture. We 
used Nλ and bit-rate values from Table 3 to model four variants of 
CLOS PNoC using a cycle-accurate NoC simulator. We evaluated 
performance for a 256-core single-chip architecture at a 22nm 
CMOS node. We kept the number of WGs and basic floorplan of the 
architectures constant across all the variants. We used real-world 
traffic from applications in the PARSEC benchmark suite [13]. 
GEM5 full system simulation [14] of parallelized PARSEC applica-
tions was used to generate traces that were fed into our cycle-accu-
rate NoC simulator. In GEM5 simulations, we set a “warmup” pe-
riod of 100 million instructions and then captured traces for the sub-
sequent 1 billion instructions. In our benchmark-driven simulations, 
we evaluated average packet latency, and energy-per-bit (EPB) val-
ues for different variants of CLOS PNoC. 
5.2 Experimental Results  
Fig. 7(a) represents a comparison of average packet latency val-
ues for the CLOS-SOI, CLOS-SOS-I, CLOS-SOS-II and CLOS-
SOS-III PNoCs. As evident, compared to CLOS-SOI PNoC, SOS 
based PNOCs CLOS-SOS-I, CLOS-SOS-II and CLOS-SOS-III, re-
spectively, have 45%, 26% and 26% lower average packet latency 
on average. From Table 3, CLOS-SOS variants have higher Nλ than 
CLOS-SOI PNoC, which increases the number of concurrent bits 
transferred over the network for the CLOS-SOS variants, reducing 
their average packet latency values. As CLOS-SOS-I has the highest 
Nλ, it has the least average packet latency. In addition to higher Nλ, 
SOS variants also have better bit-rate, which increases the rate at 
which the bits are transferred, eventually contributing to the reduced 
latency. We can observe that CLOS-SOS-II and CLOS-SOS-III 
achieve same average latency, this is because CLOS-SOS-II has 
higher bit-rate which is compensated by CLOS-SOS-III’s higher Nλ.   
As evident from Fig. 7(b), CLOS-SOS-I, CLOS-SOS-II and 
CLOS-SOS-III have 29%, 37% and 36% lower EPB compared 
CLOS-SOI on average. As the average latency for the SOS variants 
is less than CLOS-SOI, energy dissipated is also less. The EPB of 
CLOS-SOS-I is greater than CLOS-SOS-II and CLOS-SOS-II, as 
greater Nλ leads to increase in the number of MR modulators and 
MR detectors in CLOS-SOS-I, which in turn increases the total en-
ergy consumption. 
 
 
(a) 
 
(b) 
Fig. 7 (a) Average packet latency, and (b) energy-per-bit (EPB) com-
parisons for different variants of CLOS PNoC across PARSEC 
benchmarks. All results are normalized to the baseline CLOS-SOI 
PNoC results. 
 
In summary, we showed that PNoCs that are implemented using 
our proposed SOSPh devices and links are more energy-efficient, 
and achieve lower latency values, compared to the PNoCs imple-
mented using the conventional SOIPh devices and links. These re-
sults corroborate the capabilities of our proposed SOSPh platform 
based PNoCs to achieve high-bandwidth data transfers with greater 
energy efficiency and lower latency compared to SOIPh platform. 
6. RELATED WORK 
Significant research work (e.g., [16][17][23][29]) is available in 
the literature that focuses on characterizing the two-photon absorp-
tion (TPA) and other types of optical non-linear effects in silicon 
waveguides and resonators. For example, [16] and [17] describe 
how TPA induced FCD and FCA effects in silicon limit the MAOP 
in SOIPh links, restricting the scalability of their aggregate data rate 
and energy-efficiency. However, no prior work has yet explored a 
solution to the TPA-induced scalability shortcomings of SOIPh in-
  
 
 
 
terconnects. We for the first time presented SOS-based device plat-
form as a potential solution to the TPA-related scalability issues in 
on-chip photonic interconnects.  
 Several SOS-based photonic devices have already been proto-
typed to be operated near 4µm wavelength. These prototypes include 
on-chip quantum cascade laser sources (e.g., [26]), photonic wave-
guides and MRs (e.g., [28]-[30]), grating couplers (e.g., [27]). Infor-
mation obtained from all these prototype works, when combined 
with the knowledge base from this paper, can catalyze cross-layer 
research in the area of SOSPh interconnects design, which can ena-
ble the widespread adoption of SOSPh platform for realizing ex-
treme-scale on-chip and off-chip communication architectures.   
7. OVERHEADS AND CHALLENGES 
To compare the footprint area of SOS and SOI variants of CLOS 
PNoC architecture from Table 3, SOIPh MR has footprint area of 
78µm2, whereas the footprint areas for SOS-I, SOS-II and SOS-III 
MRs are 177 µm2, 707 µm2 and 708 µm2 respectively. The footprint 
area of a 1cm long rectilinear SOIPh waveguide is 4500µm2, 
whereas the footprint area of 1cm long rectilinear SOSPh waveguide 
is 9700µm2. In terms of CLOS PNoC architecture, the total footprint 
area for SOI-based CLOS PNoC architecture is 0.4 mm2, whereas 
the footprint area for SOS-I, SOS-II, and SOS-III based CLOS 
PNoC architectures are 3.1 mm2, 2.3 mm2 and 2.4 mm2, respectively. 
This comparison clearly shows that SOS links and PNoCs have 
higher footprint area compared to SOI links and PNoCs.  
To support our SOSPh platform for realizing communication ar-
chitectures, heterogeneity needs to be introduced in the already es-
tablished hierarchy of interconnection networks. Traditional fiber 
optics systems for inter-cluster, inter-datacenter, and long haul net-
works still running on O, L and C optical bands. In contrast, SOSPh 
platform operates with wavelengths between 2.5μm-4μm. There-
fore, additional specialized equipment and support are needed to in-
troduce SOSPh interconnects in this established hierarchy, which is 
likely to incur extra cost. Nevertheless, it is worth bearing this extra 
cost, especially considering the energy and performance benefits of 
SOSPh platform shown in this paper.  
8. CONCLUSIONS  
  Conventional SOI-based photonic interconnects have limited 
bandwidth-energy scalability due to the optical non-linear effects in 
silicon, especially the two-photon-absorption (TPA) effect. In this 
paper, we presented silicon-on-sapphire (SOS) device platform as a 
solution to the scalability limitations of SOI-based interconnects. 
We developed new compact models for SOS devices, utilizing 
which we formulated new guidelines for designing SOS links and 
PNoCs. Our link-level analysis showed that SOS links can achieve 
aggregate data rate of >1Tb/s, which is significantly better than SOI 
links. Our system-level analysis with CLOS PNoC architecture 
showed that PNoCs that are designed using SOS devices and links 
can achieve up to 45% lower latency and 37% lower EPB compared 
to the PNoCs implemented using the conventional SOI devices and 
links. These promising results prove that SOS-based PNoCs can 
achieve high-bandwidth data transfers with low latency and greater 
energy-efficiency, compared to the traditional SOI-based PNoCs.    
REFERENCES 
[1] C. Sun et al.,, “Single-chip microprocessor that communicates directly using 
light,” Nature, vol. 528, no. 7583, 2015. 
[2] Y. Pan et al.,, “Flexi Share: Channel sharing for an energy-efficient Nano photonic 
crossbar,” in Proc. HPCA, 2010. 
[3] Y. Pan et al.,, “Firefly: Illuminating future network-on-chip with Nano photonics,” 
in Proc. ISCA, 2009. 
[4] C. Li et al.,, “LumiNOC: A power-efficient, high-performance, photonic network-
on-chip for future parallel architectures,” in Proc. PACT, 2012. 
[5]   Y. Zou et al.,, "Mid-infrared silicon photonic waveguides and devices," Photonics 
Research, vol. 6, 2018. 
[6]  V. Stojanović et al.,, "Monolithic silicon-photonic platforms in state-of-the-art 
CMOS SOI processes," Optics Express, vol. 26, no. 10, 2018. 
[7]   E. Jaberansary et al.,, "Scattering loss estimation using 2-D Fourier analysis and 
modeling of sidewall roughness on optical waveguides," IEEE Photonics Journal, 
vol. 503, 2013. 
[8]   R. Sébastien et al., "Physical layer compact models for ring resonators based dense 
WDM optical interconnects," ECOC, 2016. 
[9]   W. Bogaerts, et al., "Silicon microring resonators," Laser & Photonics Reviews, 
vol. 6.1, 2012.  
[10]   C. H. Chen et al.,, “A comb laser-driven DWDM silicon photonic transmitter 
based on microring modulators,” in OE, vol. 23, 2015. 
[11]  M. Bahadori, et al., "Crosstalk penalty in microring-based silicon photonic inter-
connect systems," JLT, vol. 34, 2016. 
[12] I. Thakkar et al.,, "Improving the reliability and energy-efficiency of high-band-
width photonic NoC architectures with multilevel signaling," NOCS, 2017. 
[13] R. Shankar et al., "Integrated high-quality factor silicon-on-sapphire ring resona-
tors for the mid-infrared," APL, vol. 102, 2013.  
[14] M. Nedeljkovic et al., "Free-Carrier Electrorefraction and Electroabsorption Mod-
ulation Predictions for Silicon Over the 1–14 µm Infrared Wavelength 
Range," IEEE Photonics Journal, vol. 3, no. 6, 2011.  
[15] W. Rui et al., "Compact modeling and system implications of microring modulators 
in nanophotonic interconnects," SLIP, 2015. 
[16] M. Bahadori et al., "Energy-performance optimized design of silicon photonic in-
terconnection networks for high-performance computing," DATE, 2017. 
[17]  L. Qi et al., "Experimental characterization of the optical-power upper bound in a 
silicon microring modulator," OIC, 2012. 
[18]  M. Bahadori et al., "Comprehensive design space exploration of silicon photonic 
interconnects," JLT, vol. 34, no. 12, 2016. 
[19] V. Raghunathan et al., “Nonlinear absorption in Silicon at mid infrared wave-
lengths,” IEEE International Conference on Group IV Photonics, 2006. 
[20] J. Basak et al., "High speed photonics on an SOI platform," IEEE International SOI 
Conference, 2008.  
[21]  M. Seyedi et al., "15 Gb/s transmission with wide-FSR carrier injection ring mod-
ulator for Tb/s optical links," Optical Society of America, 2016. 
[22] K. Preston et al., "Performance guidelines for WDM interconnects based on silicon 
microring resonators," CLEO, 2011. 
[23] R. Hendry et al., "Physical layer analysis and modeling of silicon photonic WDM 
bus architectures," Proc. HiPEAC Workshop, 2014. 
[24] Y. Zou et al., "Mid-infrared silicon photonic waveguides and devices," Photonics 
Research, vol. 6, no. 4, 2018. 
[25] G. Scalari et al., “On-Chip Mid-Infrared and THz Frequency Combs for Spectros-
copy.” Applied Physics Letter, vol. 114, 2019. 
[26] Z. Cheng et al., "Mid-infrared grating couplers for silicon-on-sapphire wave-
guides," IEEE Photonics Journal, vol. 4, no. 1, 2011. 
[27]  L. Fangxin, et al., "Low propagation loss silicon-on-sapphire waveguides for the 
mid-infrared," Optics Express, vol. 19, 2011. 
[28] A. Spott et al., "Silicon waveguides and ring resonators at 5.5 μm," APL, vol. 97, 
2010.  
[29] T. K. Liang et al., "Role of free carriers from two-photon absorption in Raman 
amplification in silicon-on-insulator waveguides," APL, vol. 84, 2004. 
[30] H. Ting, et al., "Silicon photonic platforms for mid-infrared applications," Photon-
ics Research, vol. 5, 2017. 
[31] R. A. Soref et al., “Silicon waveguided components for the long-wave infrared 
region,” Journal of Optics A: Pure and Applied Optics, vol. 840, 2006. 
[32] R Soref et al., "Mid-infrared photonics in silicon and germanium," Nature photon-
ics, vol. 4, 2010. 
[33] T. Kao et al.,, “Design of High Bandwidth Photonic Network-on-Chip Architec-
tures Using Optical Multilevel Signaling,” in NOCS, 2016. 
[34] M. Pantouvaki et al., "50Gb/s silicon photonics platform for short-reach optical 
interconnects," OFCC, 2016. 
[35] K. Yu et al., “A 25 Gb/s Hybrid-Integrated Silicon Photonic Source-Synchronous 
Receiver With Microring Wavelength Stabilization,” JSSC, vol. 51, 2016. 
[36] J. F. Buckwalter et al., “A Monolithic 25-Gb/s Transceiver with Photonic Ring 
Modulators and Ge Detectors in a 130-nm CMOS SOI Process,” JSSC, vol. 47, 
2012. 
[37] Y. Shen et al., "Silicon Photonics for Extreme Scale Systems." Journal of Light-
wave Technology, vol. 37, no. 2, 2019.  
[38] M. Lipson et al., "Guiding, modulating, and emitting light on silicon-challenges 
and opportunities." Journal of Lightwave Technology, vol. 23, no. 12, 2005. 
[39] Sakai, Atsushi, Hara Go, and Toshihiko Baba. "Sharply bent optical waveguide 
silicon-on-insulator substrate." Physics and Simulation of Optoelectronic Devices 
IX. Vol. 4283. International Society for Optics and Photonics, 2001. 
[40]  I.G. Thakkar et al., "A comparative analysis of front-end and back-end compatible 
silicon photonic on-chip interconnects." Proceedings of the 18th System Level In-
terconnect Prediction Workshop. ACM, 2016. 
[41]  R. Soref et al., "Electrooptical effects in silicon." IEEE journal of quantum elec-
tronics, vol. 123, 1987.  
[42]  S.V.R. Chittamuru et al., "HYDRA: Heterodyne crosstalk mitigation with double 
microring resonators and data encoding for photonic NoCs." IEEE Transactions 
on Very Large Scale Integration (VLSI) Systems, vol. 26, 2017.  
[43]  Q. Xu et al., “12.5 gbit/s carrier-injection-based silicon micro-ring silicon modu-
lators,” Optics Express, vol. 15, no. 2, 2007 
[44] Lumerical Solutions Inc. – MODE toolkit. https://www.lumerical.com/tcad-pro-
ducts/mode/.  
 
